Senior Engineer - Cmos & Metallization Test Structure Design And Layout (San Pedro Tlaquepaque)
Link-Worldwide
JR***** Senior Engineer - CMOS & Metallization Test Structure Design and Layout Relocation Level TBD
Responsibilities
- Support process development activities through memory cell-based test structure solutions by actively engaging with Process Integration, Product and Design, Electrical Characterization, Advanced Mask Development and Design Rule teams.
- Interpret electrical DUT (Device under Test) definition and build completed Test Element Groups (TEGs) with high confidence functionality on silicon.
- Implement novel solutions as the need arises to study failure mechanisms and monitor the health of silicon.
- Assist with parametric correlation and debug to ensure build accuracy.
- Verify and validate test structure documentation and related parametric information.
Minimum Qualifications
- Bachelor of Science in Electrical or Microelectronic Engineering with 5 years of experience.
- Hands‑on experience and proficiency in EDA tools such as Cadence Virtuoso Layout and Schematic Editor, and Calibre.
- Excellent circuit build, layout, schematic and verification skills including DRC, LVS and circuit simulation (HSPICE).
- Excellent knowledge of semiconductor device physics, operation, parametric testing and Design for Manufacturability (DFM).
- Good knowledge of DRAM and NAND memory array design architectures, fab processes and failure modes.
- Excellent problem‑solving and strong people skills.
- A general mindset to work across cultures and a sense of ownership to independently drive improvements on department‑level projects.
Preferred Qualifications
- Master of Science in Electrical or Microelectronic Engineering with 3 years of experience.
- Proficiency in Perl, Skill code and UNIX shell scripting languages.
- Willingness to learn new skills and explore unfamiliar concepts.
Benefits
- Medical, dental and vision plans available at all locations, allowing team members to choose plans that best meet their health needs and budget.
- Income protection programs for illness or injury.
- Paid family leave.
- Robust paid time‑off program and paid holidays.
Equal Employment Opportunity Statement: Micron is proud to be an equal opportunity workplace and is an affirmative action employer. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, age, national origin, citizenship status, disability, protected veteran status, gender identity or any other factor protected by applicable federal, state or local laws.
#J-18808-LjbffrVacante publicada el 15 horas atrás
Empleos similares que podrían interesarleBasado en la vacante Senior Engineer - Cmos & Metallization Test Structure Design And Layout (San Pedro Tlaquepaque) en Estado de Jalisco
- ## Senior Engineer - CMOS & Metallization Test Structure Design and LayoutTlaquepaque, Jalisco, MexicoApply NowFind out how well you match with this jobJob IDJR103266... ...development through scribe test structure build, layout, and validation. Our team collaborates across...TestSeniorInicio inmediato
- ...Responsibilities Micron Technology, Inc is seeking a Senior Engineer to support development activities involving memory cell test structures. Qualifications The adecuado... ...excellent skills in circuit building, layout, and verification, along with a deep understanding...TestSenior
- ...As a Scribe Array Design Engineer, you will design and validate memory cell & support circuitry‑based test structures, manage design revisions, and partner with cross‑functional teams... ...in EDA tools such as Cadence Virtuoso Layout and Schematic Editor, and Calibre....TestSenior
- ...Micron Technology, Inc is looking for a Senior Engineer - CMOS & Metallization Test Structure Design and Layout to join their team in Tlaquepaque, Jalisco, Mexico. The role involves designing and verifying electrical test structures to support CMOS device development and...TestSenior
- ...Link-Worldwide in Mexico is seeking a Junior Senior Engineer specializing in CMOS and Metallization Test Structure Design. The role involves supporting process development and engaging with various teams to ensure test structure accuracy and performance. Candidates...TestSenior
- ## New College Grad - CMOS & Metallization Test Structure Design and LayoutTlaquepaque, Jalisco, MexicoApply NowFind... ..., Computer, or Microelectronic Engineering (graduated within the last 2 years... ...knowledge of circuit build, layout, schematic development, and verification...TestInicio inmediato
- ## Senior Engineer - Verification Enablement, Test Structure Design and LayoutTlaquepaque, Jalisco, MexicoApply NowFind out how well you match with this jobJob IDJR101078... ...through scribe test structure design, layout, and validation. Our team collaborates across multiple...TestSeniorInicio inmediato
- ...Mexico, Jalisco, Región Centro is seeking a Senior Engineer to support development activities involving memory cell test structures. The ideal candidate will have over 5 years... ...excellent skills in circuit building, layout, and verification, as well as a strong understanding...TestSenior
- ...Link-Worldwide is seeking a Scribe Design Non-Array Engineer based in Jalisco, Mexico. This role involves designing, laying out, and verifying crucial electrical test structures for semiconductor device development. The ideal candidate must hold a Bachelor's degree...TestSenior
- 3050 Micron Semiconductor Mexico, S.de R.L. de C.V. seeks a Scribe Design Non-Array Engineer in Jalisco, Mexico. You'll be responsible for designing, laying out, and verifying electrical test structures crucial for semiconductor device development. Ideal candidates will...TestSenior
- Micron Memory Malaysia Sdn Bhd in Tlaquepaque, Jalisco is seeking a Senior Engineer for Verification Enablement, specializing in Test Structure Design and Layout. This role drives innovation in semiconductor solutions and requires a Master's degree in Electrical Engineering...TestSenior
- ...Req ID: JR96245 – New College Graduate – CMOS & Metallization Test Structure Design and Layout Semiconductor Design Engineer 2 Relocation Level: TBD Responsibilities Support process development activities through memory cell‑based test structure solutions by...Test
- ...Micron Technology, Inc in Tlaquepaque, Jalisco, is seeking a New College Grad for CMOS & Metallization Test Structure Design. The role involves supporting process development through memory cell-based test structures and collaborating with cross-functional teams to ensure...Test
- ...Link-Worldwide in Mexico is seeking a Scribe Array Design Engineer to design and validate memory cell test structures. You'll work with cross-functional teams and manage design revisions. The ideal candidate has a Bachelor’s in Electrical or Microelectronic Engineering...TestSenior
- ...aspects of the general engineering relationship with one or... ...supplier product designs, processes, and activities... ...initiatives into product design and manufacturing. Provides... ...software packages to test, design, and evaluate... ...negotiate options at senior management levels. #J...TestSenior
- ...As a Design Verification Engineer for Micron, you will work with highly innovative and... ...environment. Senior Design Verification Engineer... ...engineers. Develop and maintain test benches and test vectors using... ...Qualifications Basic understanding of CMOS circuit design....TestSenior
- ...world uses information to enrich life. We are looking for a Layout Design engineer at our Micron Technology’s HBM Team in Guadalajara, Mexico.... ...of experience in analog/custom layout design in advanced CMOS process, in various technology nodes (Planar, FinFET). ~ BE...Senior
- ...Technology, Inc is looking for a Senior Engineer - Verification Enablement to... ...technology development in Tlaquepaque, Jalisco. The role requires... ...relevant experience in IC design flow development. Responsibilities... ...teams, and overseeing layout processes. The ideal candidate...TestSenior
- ...Micron Technology, Inc in Tlaquepaque, Jalisco, is seeking a New College Grad for Memory Cell Test Structure Design and Layout. This role involves designing and laying out memory... ...structures, collaborating with various engineering teams, and ensuring reliable documentation...Test
- ...degree in Electrical, Computer, or Microelectronic Engineering for a role involving memory cell-based test structures. Strong candidates will have hands-on experience... ...Cadence Virtuoso and solid skills in circuit design and parametric testing. The position offers a...Test
- ...Micron Technology, Inc in Tlaquepaque, Jalisco, is seeking a DRAM Design Layout Engineer to design and verify layouts for both analog and digital circuits. The suitable candidate will have a BS or MS in Electrical or Computer Engineering, preferably with a maximum...
- ...Responsibilities Responsible for Design and development of IP layouts used in DRAM chips. Perform layout verification like LVS/DRC/EM,... ...- Optimally connect with engineering teams in India, Japan the US,... ...layout designs in advanced CMOS process. Should be able to...
- ## SENIOR ENGINEER - HBM VERIFICATIONTlaquepaque, Jalisco, MexicoApply NowFind... ...of complex full chip custom designs with advanced low power and... ....* Collaborate closely with design and verification team members... ...full chip designs.* Develop Test cases/Stimulus to increase the...TestSenior
- ...Micron Technology, Inc in Tlaquepaque, Jalisco is looking for a Semiconductor Design Engineer 2. The role involves supporting process development activities through memory cell-based test structure solutions and requires a Master's degree in Electrical, Computer, or Microelectronic...Test
- ## SENIOR ANALOG/AMS VERIFICATION ENGINEER - HBMTlaquepaque, Jalisco, MexicoApply NowFind out... ...Collaborate closely with design and verification team members... ...and hierarchies.* Develop Test cases/Stimulus to increase... ...Analytical capability for CMOS and/or gate level circuit...TestSeniorInicio inmediato
- ## Senior Design Verification EngineerTlaquepaque, Jalisco, MexicoApply NowFind... ...assisting with the overall design, layout, and optimization of Memory/Logic... ...with Marketing, Probe, Assembly, Test, Process Integration, and Product Engineering groups to ensure accurate...TestSenior
- ...Micron Semiconductor Mexico is looking for a skilled engineering professional to design and layout memory cells and support circuitry for advanced... ...collaborating with various engineering teams and verifying test structure documentation. Ideal candidates should hold a Master...Test
- ...Link-Worldwide in Guadalajara, Mexico is seeking a skilled Layout Design Engineer to join their HBM Team. The role involves designing and developing... ...5 years of experience in analog design with expertise in CMOS technologies. A strong educational background in...Senior
- ...Responsibilities Manages engineering and quality team responsible for designing, developing, integrating and... ..., Lean, etc.) Manages the design and installation of testing equipment, and product testing... ...managers and occasionally senior management. Participates and...TestSeniorHorario flexible
- ...Semiconductor Mexico, S.de R.L. de C.V. is seeking a Scribe Design Verification Enablement Engineer to facilitate the development and validation of... ...the manufacturability of products while overseeing the layout process and conducting verification processes through modeling...Test
¿Desea recibir más vacantes?
Suscríbase y reciba vacantes similares a Senior Engineer - Cmos & Metallization Test Structure Design And Layout (San Pedro Tlaquepaque). ¡Sea el primero en aplicar!
Búsquedas relacionadas
- analysis engineer Estado de Jalisco
- ingeniero en tecnología Estado de Jalisco
- ingeniero iluminacion Estado de Jalisco
- ingeniero Estado de Jalisco
- ingeniero iberdrola Estado de Jalisco
- testing engineer Estado de Jalisco
- ingeniero ccna Estado de Jalisco
- ingeniero de prueba Estado de Jalisco
- ingeniero solidworks Estado de Jalisco
- ingeniero jr Estado de Jalisco

