SoC/IP Verification Engineer: UVM & Coverage
Intel Corporation
A global technology leader is seeking a hands-on SoC Design Verification Engineer in Jalisco, Mexico. You will drive verification for complex SoC/IP blocks, own the verification lifecycle, and collaborate with cross-functional teams to deliver high-quality silicon. Ideal candidates will have a Bachelor's degree in Electrical Engineering, 5+ years of relevant experience, and strong debugging skills. This role requires an on-site presence and offers a dynamic work environment.
#J-18808-Ljbffr
Vacante publicada el 2 días atrás
Empleos similares que podrían interesarleBasado en la vacante SoC/IP Verification Engineer: UVM & Coverage en Centro (municipio)
- ...leading technology company is seeking a hands-on SoC Design Verification Engineer in Guadalajara, Mexico. The role involves driving verification of complex SoC/IP blocks, from planning to execution. You will develop UVM testbench environments and collaborate cross-functionally...Sugerido
- ...position.We're looking for a hands-on SoC Design Verification Engineer to drive verification for complex SoC/IP blocks. You will own verification planning, UVM testbench development, test... ...directed and constrained-random), coverage closure, and debug across block, subsystem...SugeridoEmpleo permanenteInicio inmediatoTrabajo híbridoTrabajo por turnos
- **Welcome!**.Senior SoC Pre-Silicon Verification Engineer page is loaded## Senior SoC Pre-Silicon Verification... ...environment to meet the required level of coverage and confirm to microarchitecture... ...or VHDL and verification tools like UVM or System Verilog or relevant...SugeridoEmpleo permanenteInicio inmediatoTrabajo por turnos
- ...College Grad for a position focused on verifying integrated SoCs. Candidates will apply their education in Electrical Engineering and experience with verification methodologies such as System Verilog and UVM. Responsibilities include developing verification plans and collaborating...Sugerido
- ...Performs functional logic verification of an integrated SoC to ensure design meets specifications... ...to achieve required coverage and align with... ...Bachelor's degree in Electrical Engineering, Computer Engineering, Computer... ...verification tools like UVM or SystemVerilog or...SugeridoEmpleo permanenteTrabajo por turnos
- ...Senior CPU Pre-Silicon Verification Engineer to join our advanced... ...efficient, and reliable CPU IP.**Key Responsibilities... ..., and detailed coverage goals.* Architect, build... ...and enhance scalable UVM‑based (or similar) constrained... ...and integration of SOCs, Cores, and critical...Empleo permanenteInicio inmediatoTrabajo por turnos
- Intel Corporation is seeking a SoC Pre-Silicon Verification Engineer in Guadalajara, Mexico. The successful candidate will perform functional logic verification... ...and knowledge of tools like VCS or Xcelium are required, while 3+ years with UVM is preferred. #J-18808-Ljbffr...
- Intel Corporation is seeking a Senior SoC Pre-Silicon Verification Engineer in Guadalajara, Mexico. The role requires verification of SoC designs, including... ...experience with tools like Verilog, System Verilog, and UVM. The ideal applicant will possess strong analytical...Tiempo completo
- ...Welcome!**.Senior CPU Pre-Si Verification Engineer page is loaded## Senior CPU Pre... ...Intel's next generation CPU IP resulting in bug free final... ...bugs* Development of functional coverage and achieving coverage goals*... ...with System Verilog UVM/OVM.+ At least one programming...Inicio inmediatoTrabajo híbridoTrabajo por turnos
- ...Intel Corporation seeks a SoC PTP Val and Opt Engineer in Guadalajara, Mexico. This temporary role focuses on developing automation frameworks and AI-driven workflows to enhance engineering productivity in validation and operations. The ideal candidate possesses a...TemporalContratoTrabajo híbrido
- ...Intel Corporation is looking for a SoC PTP Val and Opt Engineer to support the GenIA platform development. This temporary role focuses on enhancing automation and orchestration solutions to improve workflows across engineering teams. The ideal candidate has a Bachelor...TemporalContratoTrabajo híbrido
- ...We are seeking a Formal Verification Engineer to join our team. In this role, you will leverage advanced formal verification techniques to ensure... ...troubleshoot complex CPU design issues. Familiarity with UVM (Universal Verification Methodology) or similar frameworks....Horario flexible
- ...validation tests on silicon technologies to enhance functions and capabilities. The role offers opportunities to expand validation coverage and innovate testing methodologies. The ideal candidate should have a strong background in DRAM functionalities, proficient...
- A leading technology firm in Mexico is seeking a Formal Verification Engineer to leverage advanced techniques ensuring the performance of RISC-V cores. This role involves collaborating closely with architects and RTL engineers to develop innovative verification solutions...Horario flexible
- A leading technology company is seeking a Senior CPU Pre-Silicon Verification Engineer in Guadalajara, Mexico. This role involves leading verification efforts, developing test plans, and collaborating with architecture teams to ensure the correctness of CPU designs. Candidates...
- A leading technology company is seeking a Senior CPU Pre-Silicon Verification Engineer to ensure the functionality of CPU logic designs through advanced verification methods. This role involves leading complex verification tasks, enhancing testbench environments, and working...
- ...environments in the industry, working alongside highly skilled engineers to solve complex system‐level challenges and ensure Intel... ...while actively identifying opportunities to improve processes, coverage, and efficiency.## **Qualifications:**Minimum qualifications are...PrácticaTemporalEmpleo permanenteContratoInicio inmediatoTrabajo por turnos
- ...Organization to develop solutions in microelectronics. The ideal candidate will have 2+ years of experience in hardware test and verification, particularly with x86 CPUs, and knowledge of firmware operations. Responsibilities include defining verification tests,...
- ...and correlation. Growth Opportunities Expand validation coverage by analyzing DRAM functionality and margin. Contribute to validation... ...+ 1-2 years of relevant experience, major in one of the following: Computer Engineering - Electrical Engineering #J-18808-Ljbffr...
- ...the IBM Architect and vendor design team, to define and run verification tests, and to debug hardware issues on IBM Storage System products... ...BIOS, BMC, CPLD, TPM), electrical (PSU, BBU), and mechanical engineering. Using test equipment, the team bring-up and test the...
- ...experience of defining its future.# Diagnostic/Test/Validation Engineer (On-site in Toluca)GuadalajaraAt Capgemini Engineering, the... ...position.*## **Your role**The engineer shall provide support for verification/validation/DVP design for Integrated SW Qualification Testing,...TemporalRemotoTurno de mañanaTurno de tardeTrabajo por turnos
- ...Job Summary Leads the Process Engineering department in operating with a high level of efficiency, integrity, and enthusiasm. Essential... ...or other demand-maintenance activities. Manages the coverage of Manufacturing Engineering Technician duties in assigned plant...
- ...including: Compliance checks on all incoming orders as per SOP. Validation of product codes, pricing, and contractual terms Verification of customer details, service location, and technical specifications against approved quotes Validate completeness of order...
- Capgemini is looking for a Diagnostic/Test/Validation Engineer for on-site work in Toluca, Jalisco. The role involves supporting verification and validation for Integrated SW Qualification Testing and developing diagnostic strategies for electrified propulsion systems....Trabajo por turnos
$12,035
Iron Mountain busca un Especialista Mesa de Control motivado para unirse a su equipo en Santa Cruz de las Flores, Jalisco. Este puesto implica la captura y validación de documentos físicos y digitales, y la colaboración con equipos internos y externos para garantizar la...Salario mensualTemporalTrabajar en la oficina- Plasticos Castella SA in Jalisco is looking for a qualified candidate to oversee production validation processes and assist in establishing priorities for new products. You will coordinate production activities with procurement and maintenance to optimize operational efficiency...Trabajar en la oficina
- A leading technology company in Guadalajara is seeking an Electrical Validation Engineer to execute high-speed testing for data centers and 5G Base Stations. The role involves executing test plans, setup across high-speed interfaces, and collaborating with cross-functional...
- ...Service (SaaS) Security Operations Center (SOC) is the epicenter of dynamic security... ...Distributed Cloud Portfolio. Our expert Security Engineers defend a wide spectrum of companies from... ...with F5 hardware and software (Big-IP, TMOS, iRules, iApps, iControl, etc.)**Skills...Trabajar en la oficinaDesde casaRemotoTurno tempranoTurno de tardeTurno de nocheFin de semana
- ## Electrical Validation Engineering Intern- Client IOApplylocations: Mexico, Guadalajaratime type: Full timeposted on: Posted Todayjob... ....* Execute electrical validation test plans for silicon verification.* Evaluate electronic components and analyze experimental test...PrácticaEmpleo permanenteTrabajo por turnos
- ...test development and manufacturing process engineering to improve quality and yield.... ...effective test solutions. Perform Fault and Coverage Analysis: Perform fault and coverage analysis... ...Job Title: Storage Test Automation Engineer Job ID: 107699 City: Guadalajara...ContratoTrabajo híbrido
¿Desea recibir más vacantes?
Suscríbase y reciba vacantes similares a SoC/IP Verification Engineer: UVM & Coverage. ¡Sea el primero en aplicar!
Búsquedas relacionadas
- validation engineer Centro (municipio)
- ingeniero validacion Centro (municipio)
- vacantes uvm Centro (municipio)
- uvm Centro (municipio)
- docentes uvm Centro (municipio)
- ingeniero de validación de sistemas
- validation engineer
- ingeniero validacion
- coordinador-académico-bachillerato-uvm
- supervisor-de-mantenimiento-uvm

